Jul 01, 2018 A Self-aligned Gate-last Process applied to All-III-V CMOS on Si Abstract: Vertical nanowire n-type (InAs) and p-type (GaSb) transistors are co-processed and co-integrated using a… Read more
